| dc.contributor.author | Alglave, J | en_US |
| dc.contributor.author | Kroening, D | en_US |
| dc.contributor.author | Tautschnig, M | en_US |
| dc.date.accessioned | 2013-03-05T09:57:38Z | |
| dc.identifier.uri | http://qmro.qmul.ac.uk/xmlui/handle/123456789/3659 | |
| dc.description | This version previously deposited at arXiv:1301.1629v1 [cs.LO] | |
| dc.description.abstract | The vast number of interleavings that a concurrent program can have is typically identified as the root cause of the difficulty of automatic analysis of concurrent software. Weak memory is generally believed to make this problem even harder. We address both issues by modelling programs' executions with partial orders rather than the interleaving semantics (SC). We implemented a software analysis tool based on these ideas. It scales to programs of sufficient size to achieve first-time formal verification of non-trivial concurrent systems code over a wide range of models, including SC, Intel x86 and IBM Power. | en_US |
| dc.subject | cs.LO | en_US |
| dc.subject | cs.LO | en_US |
| dc.subject | cs.PL | en_US |
| dc.title | Partial Orders for Efficient BMC of Concurrent Software | en_US |
| dc.type | Article | |
| pubs.author-url | http://arxiv.org/abs/1301.1629v1 | en_US |
| pubs.notes | Not known | en_US |
